Design & Reuse
Catalog of SIP Cores
System on Chip design resources

Single Port SRAM Compiler IP, UMC 55nm SP process

UMC 55nm SP/RVT Low-K Logic process synchronous Low Power (PG-DC) using 0.425-Bit cell Single Port SRAM memory compiler....