Single Precision Floating Point Complex Multiplier

Single precision(32bits) IEEE 754- 2008 standard Floating Point pipeline complex multiplier IP core achieve the high throughput in the FPGA/ASIC platforms. In Stratix-III FPGA Device it can achieve maximum operating clock frequency of 160MHz and throughput of 160MSPS with 8 clock cycle initial latency.

• see the entire Single Precision Floating Point Complex Multiplier datasheet
• get in contact with Single Precision Floating Point Complex Multiplier Supplier