Single Precision Floating Point Inverse Square Root

Single precision (32bits) IEEE 754- 2008 standard Floating Point pipeline Inverse Square Root IP core achieve the high throughput in the FPGA/ASIC platforms. In Stratix III FPGA Device it can achieve maximum operating clock frequency of 220MHz and throughput of 220MSPS with 13 clock cycle initial latency.

• see the entire Single Precision Floating Point Inverse Square Root datasheet
• get in contact with Single Precision Floating Point Inverse Square Root Supplier