Design & Reuse
Catalog of SIP Cores
System on Chip design resources

Sleep Management Unit (SMU) Subsystem

The agileSMU Subsystem is a low power integrated macro consisting of the essential IP blocks required to securely manage waking up a SoC from sleep mo...