English
You are here:
SMIC 0.13um 1.2v APLL
This IP is a programmable Analog PLL suitable for high speed clock generation. High speed VCO can run from 50MHz to 500MHz. By setting DM(5:0) and DN(6:0) to different values according to different REFIN, CLK will be locked at the multiples of input frequency.
Features
- Process: SMIC 0.13um Logic 1P8M(1P7M, 1P6M, 1P5M) 1.2V/3.3V CMOS process
- Supply voltage: 1.0v~1.2v~1.32v
- Current: <2.5mA
- Operating temperature: - 40°C ~ +25°C ~ +125°C
View SMIC 0.13um 1.2v APLL full description to...
- see the entire SMIC 0.13um 1.2v APLL datasheet
- get in contact with SMIC 0.13um 1.2v APLL Supplier
PLL
- MIPI D-PHY 2.0Gbps (4-lanes TX/RX, PLL integrated) TSMC 16FF+LL
- MIPI D-PHY 2.0Gbps (4-lanes TX, PLL integrated) TSMC 16FF+LL
- TSMC CLN7FF 7nm Clock Generator PLL - 800MHz-4000MHz
- TSMC CLN7FF 7nm Spread Spectrum PLL - 700MHz-3500MHz
- Fractional-N Frequency Synthesizer PLL (5nm - 180nm)
- Ultra Low Area Frequency Synthesizer PLL (5nm - 90nm)