This IP is a programmable Analog PLL suitable for generating system clock. It contains a PFD, Charge pump, 3rd order loop filter, a 1-64 input clock divider, a 1-128 feedback clock divider, a 1-8 output clock divider and VCO. High speed VCO can run from 200MHz to 500MHz. By setting DM [5:0], DN [6:0] and DP[2:0] to different values according to different REFIN value, CLK and CLKO will be locked at the multiples of the input frequency.
- Process: SMIC 0.13um 1.2v/3.3v 1P8M CMOS logic process
- Supply voltage: 1.2v±10%
- Current: <3mA
- Operating temperature: - 40°C ~ +25°C ~ +125°C
- Two output clocks: - CLKO: standard output from the output divider - CLK: output from VCO directly
- More details, please go to below website to contact VeriSilicon location sales:http://www.verisilicon.com/en/contactus.asp