English
Full Deterministic TSN Switch - Scalable Up to 24 Ports (1G/10G)
You are here:
SMIC 0.13um High-Speed Synchronous Single-Port/Dual-Port SRAM
VeriSilicon SMIC 0.13um High-Speed Synchronous Single-Port/Dual-Port SRAM optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.13um Logic 1P8M Salicide 1.2/2.5(3.3)V process. While satisfying speed and power requirements, it was optimized for area efficiency.
VeriSilicon SMIC Synchronous Single-Port/Dual-Port SRAM uses four layers within the blocks and supports metal 6, 7 or 8 as the top metal. Dummy bit cells are designed in with the intention to enhance reliability.
VeriSilicon SMIC Synchronous Single-Port/Dual-Port SRAM uses four layers within the blocks and supports metal 6, 7 or 8 as the top metal. Dummy bit cells are designed in with the intention to enhance reliability.
Features
- Single or Dual Read/Write Ports
- High Density
- High Speed
- Size Sensitive Self-time Delay for Fast Access Time
- Automatic Power Down
- Tri-state Output
- Write mask function
Deliverables
- Databook in electronic format
- Verilog models and Synopsys synthesis models
- Candence Silicon Ensenble Abstracts (LEF), Avanti! Apollo data, GDS II, LVS netlist
View SMIC 0.13um High-Speed Synchronous Single-Port/Dual-Port SRAM full description to...
- see the entire SMIC 0.13um High-Speed Synchronous Single-Port/Dual-Port SRAM datasheet
- get in contact with SMIC 0.13um High-Speed Synchronous Single-Port/Dual-Port SRAM Supplier
High Speed IP
- Interlaken Protocol IP (High Speed Chip-To-Chip Interface)
- High-Speed, High-Density and Low Power Memory Compilers and Logic Libraries for TSMC (65nm, 40nm, 28nm, 16nm)
- High speed NoC (Network On-Chip) Interconnect IP
- sROMet compiler - Memory optimized for high density and high speed - compiler range up to 2M
- JPEG 2000 encoder for high-speed applications (up to multi-channel DCI 2K and 4K, HD 1080i and 1080p)
- 400MHz, 12-bit High Speed Delta Sigma ADC for 5G, LiDAR and Imaging