English
Audio codec with capacitor-less 104 dB dynamic range ADC and 100 dB DAC
You are here:
SMIC 0.13um High Vt Process, 1.2V/2.5V standard cell Library
VeriSilicon SMIC 0.13um High-Vt High-Density Standard Cell Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.13um Logic 1P8M Salicide 1.2/2.5V process, based on a nine track layout architecture.
The library supports most commonly used basic Boolean functions with multiple drive strengths. While satisfying the performance and power requirements, it was optimized for area efficiency.
The library supports most commonly used basic Boolean functions with multiple drive strengths. While satisfying the performance and power requirements, it was optimized for area efficiency.
View SMIC 0.13um High Vt Process, 1.2V/2.5V standard cell Library full description to...
- see the entire SMIC 0.13um High Vt Process, 1.2V/2.5V standard cell Library datasheet
- get in contact with SMIC 0.13um High Vt Process, 1.2V/2.5V standard cell Library Supplier
High Vt IP
- UMC 55nm LP LowK Logic Process standard synchronous high density single port SRAM memory compiler with high-Vt peripheral, but without write through.
- UMC 55nm LP LowK Logic Process standard synchronous high density single port SRAM memory compiler with row redundancy and high-Vt peripheral, but without write through.
- SMIC 65nm high speed standard cell library for Low-Vt LL logic process.
- 6.5 Track High Density and Low Power Standard Cell Library (HDSC) in TSMC (22ULL/22ULP, 28HPC+)
- 12 Track Ultra-High Speed Standard Cell Library (HSSC) in TSMC (16nm/12nm, 16FFC, 12FFC, 28HPC+, 40LP)
- SRAM on EF 28 Embedded Flash Platform in TSMC 28nm ESF3