English
You are here:
SMIC 0.13um High Vt Process, 1.2V/2.5V standard cell Library
VeriSilicon SMIC 0.13um High-Vt High-Density Standard Cell Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.13um Logic 1P8M Salicide 1.2/2.5V process, based on a nine track layout architecture.
The library supports most commonly used basic Boolean functions with multiple drive strengths. While satisfying the performance and power requirements, it was optimized for area efficiency.
The library supports most commonly used basic Boolean functions with multiple drive strengths. While satisfying the performance and power requirements, it was optimized for area efficiency.
Features
- VeriSilicon SMIC 0.13um High-Vt High-Density Standard Cell Library uses metal 1 only within the cells and supports design with four, five, six, seven or eight layers of metal.
Deliverables
- Databook in electronic format
- Verilog models and Synopsys synthesis models
- Candence Silicon Ensenble Abstracts (LEF), Avanti! Apollo data, GDS II, LVS netlist
View SMIC 0.13um High Vt Process, 1.2V/2.5V standard cell Library full description to...
- see the entire SMIC 0.13um High Vt Process, 1.2V/2.5V standard cell Library datasheet
- get in contact with SMIC 0.13um High Vt Process, 1.2V/2.5V standard cell Library Supplier
High Vt
- UMC 55nm LP LowK Logic Process standard synchronous high density single port SRAM memory compiler with high-Vt peripheral, but without write through.
- UMC 55nm LP LowK Logic Process standard synchronous high density single port SRAM memory compiler with row redundancy and high-Vt peripheral, but without write through.
- SMIC 65nm high speed standard cell library for Low-Vt LL logic process.
- SC8 Standard Cell Library - GLOBALFOUNDRIES 65 nm CMOS10LPe
- SC9 Standard Cell Library - GLOBALFOUNDRIES 65 nm CMOS10LPe
- STS-3/STM-1 Tributary Pointer/POH Processing Tributary Alignment for VT1.5/TU11, VT2/TU12, VT3, VT6/TU3
