English
Dual thread, superscalar, embedded 32-bit RISC-V core with 9-stage pipeline
You are here:
SMIC 0.13um Low Leakage APLL
The SMIC 0.13um Low Leakage APLL is a programmable Analog PLL suitable for high speed clock generation. The high speed VCO of this PLL can run up to 1000MHz. It contains a 64 (max) input clock divider, a 128 (max) feedback clock divider and an 8 (max) output clock divider. By setting PLL_DM, PLL_DN and PLL_DP to different values, the output clock will be locked at different multiples of the input frequency.
A lock indicator is also included in this PLL. Its output shows whether the output clock is at the right multiples of the input clock.
A lock indicator is also included in this PLL. Its output shows whether the output clock is at the right multiples of the input clock.
View SMIC 0.13um Low Leakage APLL full description to...
- see the entire SMIC 0.13um Low Leakage APLL datasheet
- get in contact with SMIC 0.13um Low Leakage APLL Supplier
pll IP
- TSMC CLN7FF 7nm Clock Generator PLL - 800MHz-4000MHz
- TSMC CLN7FF 7nm Spread Spectrum PLL - 700MHz-3500MHz
- Fractional-N Frequency Synthesizer PLL (3nm - 180nm)
- Ultra Low Area Frequency Synthesizer PLL (5nm - 90nm)
- 32kHz Ultra-Fast-Lock IoT PLL
- Ultra-low Jitter Fractional-N Frequency Synthesizer PLL (5nm - 180nm)