Design & Reuse
Catalog of SIP Cores
System on Chip design resources

SMIC 0.18um LVDS Transceiver

The LVDS transceiver IP is a Serializer/Deserializer (SERDES) pair that transparently translates 12–bit parallel bus into serial stream. This single s...