English
Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
You are here:
SMIC 55nm sub-LVDS Receiver
The sub-LVDS Receiver IP is designed as an interface to bridge Video Image Sensors and processors. The receiver consists of PHY only.
View SMIC 55nm sub-LVDS Receiver full description to...
- see the entire SMIC 55nm sub-LVDS Receiver datasheet
- get in contact with SMIC 55nm sub-LVDS Receiver Supplier