SMIC13 High Speed process, 1.2/1.5V High Speed Transceiver Logic IO
The HSTL provides MOS push-pull interface designs and is especially optimized for major memory applications. It is intended to improve operation in situations where busses must be isolated from relatively large stubs. Comparing to the LVTTL solution, HSTL has the advantages of lower voltage swing, lower power dissipation and higher immunity to generated noise because of the differential receiver.
There are two classes of output specifications for HSTL, class I and class II, which are distinguished by drive requirements and application. Class I is basically applied for point-to-point configuration, such as network applications, and Class II is mostly applied for DDR/DDRII SDRAM signaling.
View SMIC13 High Speed process, 1.2/1.5V High Speed Transceiver Logic IO full description to...
- see the entire SMIC13 High Speed process, 1.2/1.5V High Speed Transceiver Logic IO datasheet
- get in contact with SMIC13 High Speed process, 1.2/1.5V High Speed Transceiver Logic IO Supplier
High Speed IP
- Interlaken Protocol IP (High Speed Chip-To-Chip Interface)
- High Speed SPI AHB IP Core- Serial Peripheral Interface
- 400MHz, 12-bit High Speed Delta Sigma ADC for 5G, LiDAR and Imaging
- 800MHz, 12-bit High Speed Delta Sigma ADC for 5G, LiDAR and Imaging
- 250MHz Multi-channel High Speed Analog Front-End (AFE) for LiDAR, 5G and imaging
- USB 2.0 High Speed Device + Host Controller (70046)