SMIC13 High Speed process, 1.2/1.5V High Speed Transceiver Logic IO
The HSTL provides MOS push-pull interface designs and is especially optimized for major memory applications. It is intended to improve operation in situations where busses must be isolated from relatively large stubs. Comparing to the LVTTL solution, HSTL has the advantages of lower voltage swing, lower power dissipation and higher immunity to generated noise because of the differential receiver.
There are two classes of output specifications for HSTL, class I and class II, which are distinguished by drive requirements and application. Class I is basically applied for point-to-point configuration, such as network applications, and Class II is mostly applied for DDR/DDRII SDRAM signaling.
View SMIC13 High Speed process, 1.2/1.5V High Speed Transceiver Logic IO full description to...
- see the entire SMIC13 High Speed process, 1.2/1.5V High Speed Transceiver Logic IO datasheet
- get in contact with SMIC13 High Speed process, 1.2/1.5V High Speed Transceiver Logic IO Supplier
High Speed IP
- USB 2.0 OTG High / Full / Low- Speed Dual Role IP Core
- Low Power 12bit 640Msps silicon proven High performance Current Steering DAC IP Core
- 14-bit, 4.32Gsps Ultra high speed Wideband, Time-Interleaved Pipeline ADC IP
- High speed 3.3V I/0 Library with 8kV ESD protection in TPSCo 65nm technology
- 400G/800G High Speed Ethernet Controller MAC/PCS/FEC
- 10G to 400G High Speed Channelized Ethernet Controller MAC/PCS/FEC