Low jitter, ultra-low power (<950uW) ring-oscillator-based PLL-2.4GHz
Spartan-3 LogiCORE Endpoint PIPE for PCI Express (PCIe)
The Xilinx Spartan-3 LogiCORE™ Endpoint PIPE for PCI Express® (PCIe®) protocol layer core is available for Xilinx low-cost 90nm Spartan-3/3E/3A families. PCIe is a high-speed duplex serial interface standard supported by many industry leaders. The PCIe PIPE Endpoint LogiCORE combined with a discrete PCIe PHY offers a complete PCIe Endpoint solution fully compliant to the PCI Express Base Specification v1.1.
View Spartan-3 LogiCORE Endpoint PIPE for PCI Express (PCIe) full description to...
- see the entire Spartan-3 LogiCORE Endpoint PIPE for PCI Express (PCIe) datasheet
- get in contact with Spartan-3 LogiCORE Endpoint PIPE for PCI Express (PCIe) Supplier
Interface and Interconnect IP
- AXI- Interconnect : Advanced Extensible Interface Bus IP
- Universal Chiplet Interconnect Express (UCIe) Controller
- Serial Peripheral Interconnect Master & Slave Interface Controller
- UCIe/BoW BlueLynx™ Dual Mode PHY and subsystem IP for chiplet interconnect
- Physical Layer Interface Core
- PCIe 3.0 Serdes PHY IP, Silicon Proven in TSMC 22ULP