English
HEVC, VP9 and AVS2 Multi format Decoder for UHD(up to 8K) 4:2:0 10bit
You are here:
SPI -Master-APB
Caliber's Serial Peripheral Interface (SPI) IP Core performs Serial data communication between Master and Slave SPI devices with a full-duplex, synchronous, four-wire, serial bus interface. SPI initiates the data frame from Master to One/Multiple Slave devices.
SPI IP core application interface is FIFO/CSR/AXI4-Lite/APB/Avalon-MM Interface and client interface is standard MOSI, MISO, CS, SCLK line interface.
SPI IP core application interface is FIFO/CSR/AXI4-Lite/APB/Avalon-MM Interface and client interface is standard MOSI, MISO, CS, SCLK line interface.
View SPI -Master-APB full description to...
- see the entire SPI -Master-APB datasheet
- get in contact with SPI -Master-APB Supplier
SPI IP
- AHB Quad SPI Controller with Execute in Place (70115)
- AHB Octal SPI Controller with Execute in Place (70114)
- Flash SPI controller master/slave
- Quad-SPI FLASH Controller AHB
- AXI / AHB / APB - SPI Flash Memory Controller - Octal/Quad/Dual/Single SPI I/O - CPU access to Flash and optional Execute-in-Place (XIP), Boot, DMA
- SPI Flash Memory Controller