English
You are here:
SPI Slave Serial Interface Controller
Slave serial interface compatible with the popular SPI standard. Permits an SPI Master to communicate with your FPGA, CPLD or ASIC device.
The controller uses a series of registers as a data structure to communicate between Master and Slave.
The controller uses a series of registers as a data structure to communicate between Master and Slave.
Features
- SPI compliant
- Simple SPI programming
- Configurable number of config registers
- Configurable number of status registers
- Configurable clock polarity (CPOL)
- Configurable clock phase (CPHA)
Benefits
- Technology independent IP Core
- Suitable for FPGA and ASIC
- Supplied as human-readable source code
- One-time license fee with unlimited use
- Field tested and market proven
- Any custom modification on request
Deliverables
- VHDL source-code (or Verilog on request)
- Simulation testbench
- Examples and scripts
- Full pdf datasheet
- One-to-one technical support
Block Diagram of the SPI Slave Serial Interface Controller IP Core
View SPI Slave Serial Interface Controller full description to...
- see the entire SPI Slave Serial Interface Controller datasheet
- get in contact with SPI Slave Serial Interface Controller Supplier
SPI
- Octal SPI Flash Controller and PHY
- Quad SPI Controller with Execute in Place AHB/APB/AXI
- AHB Octal SPI Controller with Execute in Place (70114)
- Flash SPI controller master/slave
- Quad-SPI FLASH Controller AHB
- AXI / AHB / APB - SPI Flash Memory Controller - Octal/Quad/Dual/Single SPI I/O - CPU access to Flash and optional Execute-in-Place (XIP), Boot, DMA