Standard Cell (Generic) Library IP, UMC 0.18um G2 process

UMC 0.18um GII Logic process mask programmable cell array with body E Core Cell Library.

View Standard Cell (Generic) Library IP, UMC 0.18um G2 process full description to...

see the entire Standard Cell (Generic) Library IP, UMC 0.18um G2 process datasheet
get in contact with Standard Cell (Generic) Library IP, UMC 0.18um G2 process Supplier

Library IP

DP/eDP1.4b RX PHY
DP/eDP1.4b TX PHY
MIPI D-PHY TX
MIPI D-PHY RX
HDMI1.4 RX PHY
Standard Cell Library in TSMC (12nm~180nm)

See more Library IP >>

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.

Partner with us

List your Products

Suppliers, list your IPs for free.

List your Products

Design-Reuse.com

Contact Us
About us
D&R Partner Program
Advertise with Us
Privacy Policy