Low Latency & size Interlaken core for ASIC or FPGA, up to 1,000Gbps, 32 lanes, 112G/lane
Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.11um LL/FSG process
View Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.11um LL/FSG process full description to...
- see the entire Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.11um LL/FSG process datasheet
- get in contact with Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.11um LL/FSG process Supplier