English
You are here:
Standard Cell PowerSlash(TM) Library IP, LVT, 12 tracks, UMC 55nm LP process
UMC 55nm LP/LVT Low-K Logic process 12-Track POWERSLASH Core Cell Library.
View Standard Cell PowerSlash(TM) Library IP, LVT, 12 tracks, UMC 55nm LP process full description to...
- see the entire Standard Cell PowerSlash(TM) Library IP, LVT, 12 tracks, UMC 55nm LP process datasheet
- get in contact with Standard Cell PowerSlash(TM) Library IP, LVT, 12 tracks, UMC 55nm LP process Supplier
Library
- 12 track thick oxide standard cell library at TSMC 40 - low leakage and direct battery connection (operating voltages from 1.1 V to 3.3 V)
- 12 track thick oxide standard cell library at TSMC 40 - low leakage and direct battery connection (operating voltages from 1.1 V to 3.3 V)
- 12 track thick oxide standard cell library at TSMC 40 - low leakage and direct battery connection (operating voltages from 1.1 V to 3.3 V)
- 12 track thick oxide standard cell library at TSMC 40 - low leakage and direct battery connection (operating voltages from 1.1 V to 3.3 V)
- HDMI 2.1 Transmitter on TSMC28HPC+
- HDMI Ver.2.1 Receiver in TSMC 28nm HPC+