USB4 Gen3X2 and DP1.4 X4 PHY IP with Type-C connector support
Standard Cell (Ultra High Speed) Library IP, RVT, 12 tracks, UMC 65nm LP process
View Standard Cell (Ultra High Speed) Library IP, RVT, 12 tracks, UMC 65nm LP process full description to...
- see the entire Standard Cell (Ultra High Speed) Library IP, RVT, 12 tracks, UMC 65nm LP process datasheet
- get in contact with Standard Cell (Ultra High Speed) Library IP, RVT, 12 tracks, UMC 65nm LP process Supplier