English
You are here:
Standard digital, analog and oscillator IO
Features
- Standard digital, analog and oscillator IO
- Cell Size (Width * height) 30um * 155um with DUP stagger bonding pads
- Work voltage: 1.8V~3.3V power
- Robust whole chip multi-domain ESD solution with competitive cell size
- SMIC 0.040um Logic Salicide 1.1V/2.5V low leakage Process
- Suitable for 7, 8 and 9 layers application (single top metal)
- Suitable for 7, 8, 9 and 10 layers application (double top metal)
View Standard digital, analog and oscillator IO full description to...
- see the entire Standard digital, analog and oscillator IO datasheet
- get in contact with Standard digital, analog and oscillator IO Supplier
IO
- EFLX4K IO eFPGA Core for Very Wide, Fast Buses
- LDO Capless Fast Response Series ( Vin = 1.65-1-95V; Vo = 0-75-1.0V; Io = 150 mA ) - TSMC 28nm
- 100 dB of SNR, 16-24-bit stereo audio CODEC with embedded regulator and cap-less headphone driver, including low-power mode
- DC-DC Buck Ultra Fast Response High Power Series ( Vin = 1.6-1.9V; Vo = 0.725-1.325V; Io = 6A ) - TSMC 28nm
- LDO General purpose Ultra Fast Response Series ( Vin = 1.65-1.9V; Vo = 1.0V; Io=500mA ) - TSMC 28nm
- 16nm LVDS Receiver IO
