ASIL B Ready PCIe 5.0 Integrity and Data Encryption (IDE) Security IP
Synchronous Universal Asynchronous Receiver/Transmitter
This macro can be customized according to specific needs (application-specific requirement). Any other pre-designed functions can be integrated into the FPGA. FPGA density and I/O requirements can be defined according to customer specification.
View Synchronous Universal Asynchronous Receiver/Transmitter full description to...
- see the entire Synchronous Universal Asynchronous Receiver/Transmitter datasheet
- get in contact with Synchronous Universal Asynchronous Receiver/Transmitter Supplier