Triple HD-video AFE digitizer - 10bits/170Mhz - 8bits/205Mhz
It contains all the video and timing pre-processing circuits, offset control, gain control, bottom and midscale clamping, SOG slicer, VSYNC/HSYNC extractor, 32 phases clock shift control , internal or external clamp and coast signals generation, as well as an analog pixel clock PLL with optimized long term jitter <500ps.
This IP is fully programmable through 2 wires I2C interface.
View Triple HD-video AFE digitizer - 10bits/170Mhz - 8bits/205Mhz full description to...
- see the entire Triple HD-video AFE digitizer - 10bits/170Mhz - 8bits/205Mhz datasheet
- get in contact with Triple HD-video AFE digitizer - 10bits/170Mhz - 8bits/205Mhz Supplier
ADC IP
- Capacitor-less 106 dB dynamic range ADC with low power mode and ultra low latency capability
- 10-bit SAR ADC TSMC
- 802.11 b/g/n Transceiver w/ ADC & DAC
- Capacitor-less 104 dB dynamic range ADC with low power mode and ultra low latency capability
- Capacitor-less 104 dB dynamic range ADC with low power mode and ultra low latency capability
- Audio codec with capacitor-less 106 dB dynamic range ADC and 120 dB SNR DAC with very low latency filters and ultra low power mode