TSMC 65GP 2Gb/s RX LVDS IO cell
Features
- TSMC 65 GP
- 2.5V/1.0V IO/Core transistors
- Fully compliant with TIA/EIA-644-A-2001
- Built-in, low parasitic ESD protection
- Easily integrates with TSMC I/O library cells
- All-in-ring® topology, so no core silicon area is used by LVDS
- The same cells operate with 2.5V/1.0V or 1.8V/1.0V power supplies
- Standby/power down mode
- Internal bias voltage generation and bias current distribution circuitry
- Selectable on-chip termination resistor, with optional user tuning
- Digital loopback functions to ease ATE testing
- Up to 2 Gbps data rate
View TSMC 65GP 2Gb/s RX LVDS IO cell full description to...
- see the entire TSMC 65GP 2Gb/s RX LVDS IO cell datasheet
- get in contact with TSMC 65GP 2Gb/s RX LVDS IO cell Supplier
LVDS IO IP
- IGALVDT08B, TSMC CLN28HPM LVDS TX/RX Combo IO
- TSMC based IO & ESD solutions supporting GPIO, I2C,RGMII, SD, LVDS, HDMI & analog/RF across multiple technology nodes
- A 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
- A 130nm Wirebond IO library with 3.3V GPIO, LVDS TX & RX, 3.3V I2C open-drain, analog cell and OTP program cell
- A 65nm Wirebond IO library with 2.5V GPIO, LVDS TX & RX and 2.5V analog / RF
- 2.8 Gbps LVDS IO