Design & Reuse

Two Port Register File Compiler IP, UMC 0.11um LL/FSG process

UMC 0.11um Logic(LL) FSG process synchronous Two Port Register File memory compiler....