English
You are here:
Two Port Register File Compiler IP, UMC 40nm LP process
UMC 40nm LP Two Port Register File with Sleep/Retention/Nap mode feature.
View Two Port Register File Compiler IP, UMC 40nm LP process full description to...
- see the entire Two Port Register File Compiler IP, UMC 40nm LP process datasheet
- get in contact with Two Port Register File Compiler IP, UMC 40nm LP process Supplier
Memory IP
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- SiFive: HBM Subsystem IP Gen2
- High-Speed, High-Density and Low Power Memory Compilers and Logic Libraries for TSMC (65nm, 40nm, 28nm, 16nm)
- sROMet compiler - Memory optimized for high density and high speed - compiler range up to 2M
- Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k
- GDDR6 Memory Controller