Design & Reuse

Two Port Register File Compiler IP, UMC 55nm SP process

UMC 55nm SP/RVT and HVT Low-K Logic process synchronous ultra high density/6T cell Two Port Register File memory compiler....