English
Configurable PCI Express 3.0, 2.0, 1.1 Controller IP for ASIC/SoC
You are here:
Ultra-Low-jitter Ring PLL
Integer PLL combines low area with wide range and very low jitter for clocking AFEs and providing reference sources for High-speed serial links
Widely Programmable Integer PLL is a multi-function, general purpose frequency synthesizer. The design is optimized to provide ultra-low jitter making this PLL suitable for clocking fast AFEs and high-end SerDes circuits. Ultra-wide input and output ranges along with best-in-class jitter
performance allow the PLL to be used for almost any clocking application. With excellent supply noise immunity, the PLL is ideal for use in noisy mixed signal SoC environments.
Widely Programmable Integer PLL is a multi-function, general purpose frequency synthesizer. The design is optimized to provide ultra-low jitter making this PLL suitable for clocking fast AFEs and high-end SerDes circuits. Ultra-wide input and output ranges along with best-in-class jitter
performance allow the PLL to be used for almost any clocking application. With excellent supply noise immunity, the PLL is ideal for use in noisy mixed signal SoC environments.
View Ultra-Low-jitter Ring PLL full description to...
- see the entire Ultra-Low-jitter Ring PLL datasheet
- get in contact with Ultra-Low-jitter Ring PLL Supplier
PLL IP
- TSMC CLN7FF 7nm Clock Generator PLL - 800MHz-4000MHz
- TSMC CLN7FFLVT 7nm Deskew PLL - 300MHz-1500MHz
- TSMC CLN7FF 7nm Spread Spectrum PLL - 700MHz-3500MHz
- Fractional-N Frequency Synthesizer PLL (5nm - 180nm)
- Ultra Low Area Frequency Synthesizer PLL (5nm - 90nm)
- Ultra-low Jitter Fractional-N Frequency Synthesizer PLL (5nm - 180nm)