English
High Performance Second Generation Extended MIPI CSI2 Receiver
You are here:
Ultra Low Leakage Single Port SRAM Compiler with Row/Column Redundancy Option - TSMC 40nm 40LP (CLN40lp)
Dolphin Technology maintains a broad IP portfolio of Memory Compilers, Specialty Memory and Memory Test & Repair (Memory BIST), providing SoC designers with solutions optimized for low power, high performance and high density across a broad range of process technologies.
View Ultra Low Leakage Single Port SRAM Compiler with Row/Column Redundancy Option - TSMC 40nm 40LP (CLN40lp) full description to...
- see the entire Ultra Low Leakage Single Port SRAM Compiler with Row/Column Redundancy Option - TSMC 40nm 40LP (CLN40lp) datasheet
- get in contact with Ultra Low Leakage Single Port SRAM Compiler with Row/Column Redundancy Option - TSMC 40nm 40LP (CLN40lp) Supplier
memory compiler IP
- sROMet compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
- sROMet compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
- sROMet compiler - Memory optimized for high density and high speed - compiler range up to 2M
- Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k
- sROMet compiler - TSMC 40 nm uLPeFlash - Non volatile memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
- Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k