English
You are here:
Ultra-Low Power 6 - 13 Bit 0.5 -10 kS/s 10μW Analog Front End
The Analog-Frontend (AFE) IP consists of programmable current and voltage preamplifier followed by a Successive Approximation Register (SAR) architecture ADC using charge-redistribution technique. The ADC IP is configurable regarding resolution (6-13 bit) and sample rate (up to 10kS/s). The preamplifier offers programmable gain from 0.5 to 4. The input voltage range is quasi-rail-to-rail guaranteeing more than +- 1.7 V @ 1.8 V power supply. An optional calibration technique can be applied to compensate degraded mismatch behavior of t echnology capacitors. The overall power consumption of the AFE IP sums up with 10.5 μW at 1 kHz input signal.
The AFE ASIC with current and voltage input channels was applied to commercial environmental sensors for ambient light, temperature and CO gas. An internal temperature monitor is included.
The AFE ASIC as well as the stand-alone SAR ADC are silicon evaluated using the XFAB XT018 process. Measurement results and samples are available.
The AFE IP was migrated to GF 22FDX. Fraunhofer IIS/EAS provides a detailed documentation and support for the IP integration. Modifications, extensions and technology ports of the IP are available on request.
The AFE ASIC with current and voltage input channels was applied to commercial environmental sensors for ambient light, temperature and CO gas. An internal temperature monitor is included.
The AFE ASIC as well as the stand-alone SAR ADC are silicon evaluated using the XFAB XT018 process. Measurement results and samples are available.
The AFE IP was migrated to GF 22FDX. Fraunhofer IIS/EAS provides a detailed documentation and support for the IP integration. Modifications, extensions and technology ports of the IP are available on request.
View Ultra-Low Power 6 - 13 Bit 0.5 -10 kS/s 10μW Analog Front End full description to...
- see the entire Ultra-Low Power 6 - 13 Bit 0.5 -10 kS/s 10μW Analog Front End datasheet
- get in contact with Ultra-Low Power 6 - 13 Bit 0.5 -10 kS/s 10μW Analog Front End Supplier
Block Diagram of the Ultra-Low Power 6 - 13 Bit 0.5 -10 kS/s 10μW Analog Front End
Ultra-Low Power IP
- Compact, ultra-low power ARC EM processors and ASIL-Ready ARC EM Safety Island IP feature excellent code density
- Ultra-low power RF receiver / WakeUp receiver
- UMC40 PLL - Ultra-low power and lowest area PLL in the industry for Edge/AI and IoT applications. Customizable in weeks.
- Ultra-Low Power 6 - 13 Bit 1-10 kS/s 1.9 μW SAR ADC
- Nano power DC-DC converter in TSMC 22ULL with ultra-low quiescent current and high efficiency at light load
- Ultra-low power always-ready MCU sub-system architecture