Ultra-Low Power 6 - 13 Bit 1-10 kS/s 1.9 μW SAR ADC
The ADC IP is applied for industrial and automotive ASIC products.
The ADC IP is silicon evaluated using the XFAB XT018 process. Measurement results and samples are available. The ADC IP was migrated to GF 22FDX and TSMC BCD180 technology with sampling rates up to 2 MS/s.
Fraunhofer IIS/EAS provides a detailed documentation and support for the IP integration. Modifications, extensions and technology ports of the IP are available on request.
View Ultra-Low Power 6 - 13 Bit 1-10 kS/s 1.9 μW SAR ADC full description to...
- see the entire Ultra-Low Power 6 - 13 Bit 1-10 kS/s 1.9 μW SAR ADC datasheet
- get in contact with Ultra-Low Power 6 - 13 Bit 1-10 kS/s 1.9 μW SAR ADC Supplier
Block Diagram of the Ultra-Low Power 6 - 13 Bit 1-10 kS/s 1.9 μW SAR ADC

ADC IP
- Capacitor-less 106 dB dynamic range ADC with low power mode and ultra low latency capability
- 10-bit SAR ADC TSMC
- 802.11 b/g/n Transceiver w/ ADC & DAC
- Capacitor-less 104 dB dynamic range ADC with low power mode and ultra low latency capability
- Capacitor-less 104 dB dynamic range ADC with low power mode and ultra low latency capability
- Audio codec with capacitor-less 106 dB dynamic range ADC and 120 dB SNR DAC with very low latency filters and ultra low power mode