UMC 28nm HPC process standard synchronous HVT periphery high density single port low power SRAM memory compiler with row redundancy
View UMC 28nm HPC process standard synchronous HVT periphery high density single port low power SRAM memory compiler with row redundancy full description to...
- see the entire UMC 28nm HPC process standard synchronous HVT periphery high density single port low power SRAM memory compiler with row redundancy datasheet
- get in contact with UMC 28nm HPC process standard synchronous HVT periphery high density single port low power SRAM memory compiler with row redundancy Supplier
Memory Compiler IP
- Ultra High-Speed Cache Memory Compiler
- Single Port SRAM Compiler GlobalFoundries 55LPx Ultra-high density, low power, up to 320K bits
- Single Port SRAM Compiler GF22FDX Low Power
- TSMC CLN12FFC Ternary Content Addressable Memory Compiler
- TSMC CLN5FF Ternary Content Addressable Memory Compiler with Column Redundancy
- TSMC CLN7FF Pre-search and Pipeline Ternary Content Addressable Memory Compiler