English
You are here:
UMC 28nm Logic process standard synchronous LVT periphery high density single port SRAM memory compiler.
UMC 28nm Logic process standard synchronous LVT periphery high density single port SRAM memory compiler.
View UMC 28nm Logic process standard synchronous LVT periphery high density single port SRAM memory compiler. full description to...
- see the entire UMC 28nm Logic process standard synchronous LVT periphery high density single port SRAM memory compiler. datasheet
- get in contact with UMC 28nm Logic process standard synchronous LVT periphery high density single port SRAM memory compiler. Supplier
Memory Compiler IP
- sROMet compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
- sROMet compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
- sROMet compiler - Memory optimized for high density and high speed - compiler range up to 2M
- Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k
- Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k
- Single Port, Ultra High Speed, GF 22FDX, SRAM Memory Compiler