Design & Reuse

UMC 40nm LP Logic Process one-port register file for area optimize with LVT peripheral

UMC 40nm LP Logic Process one-port register file for area optimize with LVT peripheral...