English
Voltage Domain Interfacing Cells for use between power domains using core transistors.
You are here:
UMC 55nm eFlash process process synchronous low power feature RVT peripheral high density single port SRAM compiler.
UMC 55nm eFlash process process synchronous low power feature RVT peripheral high density single port SRAM compiler.
View UMC 55nm eFlash process process synchronous low power feature RVT peripheral high density single port SRAM compiler. full description to...
- see the entire UMC 55nm eFlash process process synchronous low power feature RVT peripheral high density single port SRAM compiler. datasheet
- get in contact with UMC 55nm eFlash process process synchronous low power feature RVT peripheral high density single port SRAM compiler. Supplier
Memory Compiler IP
- sROMet compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
- sROMet compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
- sROMet compiler - Memory optimized for high density and high speed - compiler range up to 2M
- Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k
- sROMet compiler - TSMC 40 nm uLPeFlash - Non volatile memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
- Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k