English
AES (ECB), 1 Billion Trace DPA Resistant Cryptographic Accelerator Cores
You are here:
UMC 80nm LL/eHV Process synchronous Via ROM memory compiler
UMC 80nm LL/eHV Process synchronous Via ROM memory compiler
View UMC 80nm LL/eHV Process synchronous Via ROM memory compiler full description to...
- see the entire UMC 80nm LL/eHV Process synchronous Via ROM memory compiler datasheet
- get in contact with UMC 80nm LL/eHV Process synchronous Via ROM memory compiler Supplier
Memory Compiler IP
- sROMet compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
- sROMet compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
- Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k
- sROMet compiler - TSMC 40 nm uLPeFlash - Non volatile memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
- Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k
- Single Port, Ultra High Speed, GF 22FDX, SRAM Memory Compiler