English
You are here:
UMC 90nm Standard Performance LowK Logic Process Synchronous high density single port register file SRAM memory compiler
UMC 90nm Standard Performance LowK Logic Process Synchronous high density single port register file SRAM memory compiler
View UMC 90nm Standard Performance LowK Logic Process Synchronous high density single port register file SRAM memory compiler full description to...
- see the entire UMC 90nm Standard Performance LowK Logic Process Synchronous high density single port register file SRAM memory compiler datasheet
- get in contact with UMC 90nm Standard Performance LowK Logic Process Synchronous high density single port register file SRAM memory compiler Supplier
Memory Compiler IP
- sROMet compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
- sROMet compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
- sROMet compiler - Memory optimized for high density and high speed - compiler range up to 2M
- Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k
- sROMet compiler - TSMC 40 nm uLPeFlash - Non volatile memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
- Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k