Design & Reuse
Catalog of SIP Cores
System on Chip design resources

UMC L130SP 130nm Clock Generator PLL - 118MHz-590MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It cont...