USB 2.0 Device, Software Enumeration FIFO Interface (USB20SF)

The USB 2.0 Device, Software Enumeration FIFO interface (USB20SF) IP Core is a FIFO based USB 2.0 device core with 32-bit Avalon interface and ULPI interface support. The core supports both High Speed(480 Mbps) and Full Speed(12 Mbps) functionality. The core supports three preconfigured endpoints Control, IN, and OUT. It can be configured for up to 15 IN as well as OUT endpoints on customer's request at additional cost. IP core has been implemented in Verilog HDL and its functionality has been verified using different test cases in simulation environment as well as on hardware. It is provided as Altera Qsys Ready component and hence can be easily integrated in Qsys system.

• see the entire USB 2.0 Device, Software Enumeration FIFO Interface (USB20SF) datasheet
• get in contact with USB 2.0 Device, Software Enumeration FIFO Interface (USB20SF) Supplier