English
You are here:
USB 2.0 Device, Software Enumeration FIFO Interface (USB20SF)
The USB 2.0 Device, Software Enumeration FIFO interface (USB20SF) IP Core is a FIFO based USB 2.0 device core with 32-bit Avalon interface and ULPI interface support. The core supports both High Speed(480 Mbps) and Full Speed(12 Mbps) functionality. The core supports three preconfigured endpoints Control, IN, and OUT. It can be configured for up to 15 IN as well as OUT endpoints on customer's request at additional cost. IP core has been implemented in Verilog HDL and its functionality has been verified using different test cases in simulation environment as well as on hardware. It is provided as Altera Qsys Ready component and hence can be easily integrated in Qsys system.
Features
- Supports both Full speed (12 Mbps) and High Speed (480 Mbps) modes
- Supports Control, Bulk, Interrupt and Isochronous transfers
- Capable to support up to 31 endpoints (1 default control endpoint + 15 IN/OUT endpoints)
- Supports software configurable endpoints
- Supports Suspend, Resume and Remote Wakeup features
- Supports UTMI + Low Pin interface (ULPI) interface
- Supports Asynchronous Avalon clock interface
- Preconfigured for 3 endpoints (CONTROL, IN, OUT)
- Configurable Memory depth
- Supports software controlled PHY register access
- Ready to use component for Qsys
- Meets Altera Design Assistant guidelines
- Optimized for use with Altera Nios II embedded processor
- Optimized LE count
- Verification
- IP Core has been tested by interfacing it with USB 2.0 PHY on SLS CoreCommander development board.
- USB20SF IP core's functionality is verified in ModelSim simulation software using test bench written in Verilog HDL.
Benefits
- 30 Day free evaluation
- Direct support from IP design Engineers
- System development support available
- Hardware (PCB) development support available
- Software and application development support also available
Deliverables
- Evaluation Version
- USB 2.0 Device, Software Enumeration FIFO Interface (USB20SF) encrypted IP core
- One (1) month evaluation license at no cost (from the License Request page )
- Reference Design
- Demonstration file
- Windows Driver (Object File)
- Windows Application
- Reference Documents
- Nios II HAL driver with Application
- Full Version
- USB 2.0 Device, Software Enumeration FIFO Interface (USB20SF) encrypted IP core
- Perpetual license
- Reference Design
- Demonstration file
- Windows Driver (Object File)
- Windows Application
- Reference Documents
- Nios II HAL driver with Application
Block Diagram of the USB 2.0 Device, Software Enumeration FIFO Interface (USB20SF)
View USB 2.0 Device, Software Enumeration FIFO Interface (USB20SF) full description to...
- see the entire USB 2.0 Device, Software Enumeration FIFO Interface (USB20SF) datasheet
- get in contact with USB 2.0 Device, Software Enumeration FIFO Interface (USB20SF) Supplier
usb IP
- USB 3.0 femtoPHY, Type-C in TSMC (28nm, 16nm, 12nm)
- USB 3.0 PHY in TSMC (65nm, 55nm, 40nm, 28nm)
- USB-C 3.1/DP TX PHY in TSMC (16nm, 12nm, 7nm)
- USB 3.1 PHY (10G/5G) in TSMC (16nm, 12nm, 7nm, 5nm)
- USB-C 3.1 SS/SSP PHY, Type-C in TSMC (16nm, 12nm, 7nm)
- Fully Self-contained Single/Multi Port USB Type-C Power Delivery IP