MIPI C-PHY v1.0 D-PHY v1.2 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3P)
USB 2.0 Host Controller (EHCI)
Features
- VHDL / Verilog source code provided
- USB EHCI specification compliant
- 33 MHZ PCI 2.1 compliant
- Supports low, full and high speed devices
- Technology independent
- Integrated root hub with upto 8 ports
- Supports 127 devices
- Bridging the core to other system buses like ARM, Motorola, Sun, etc.,
- Supports Control, Bulk, Isochronous and interrupt data transfer types
View USB 2.0 Host Controller (EHCI) full description to...
- see the entire USB 2.0 Host Controller (EHCI) datasheet
- get in contact with USB 2.0 Host Controller (EHCI) Supplier