USB 2.0 nanoPHY in TSMC (65nm, 55nm, 40nm)
View USB 2.0 nanoPHY in TSMC (65nm, 55nm, 40nm) full description to...
- see the entire USB 2.0 nanoPHY in TSMC (65nm, 55nm, 40nm) datasheet
- get in contact with USB 2.0 nanoPHY in TSMC (65nm, 55nm, 40nm) Supplier
Video Demo of the USB 2.0 nanoPHY in TSMC (65nm, 55nm, 40nm)
USB 2.0 has been around for over 20 years and is the world's most popular wired interconnect standard. Join Morten Christiansen and Gervais Fong as they discuss how the new eUSB2 standard enables USB 2.0 connectivity for SoCs in the most advanced process nodes.
USB PHY IP
- USB 3.0 PHY in TSMC (65nm, 55nm, 40nm, 28nm)
- USB-C 3.1/DP TX PHY in TSMC (16nm, 12nm, 7nm)
- USB 3.1 PHY (10G/5G) in TSMC (16nm, 12nm, 7nm, 5nm)
- USB-C 3.1 SS/SSP PHY, Type-C in TSMC (16nm, 12nm, 7nm)
- USB-C 3.1 SS/SSP PHY, Type-C IP (Silicon proven in UMC 55SP/ EF)
- Complete USB Type-C Power Delivery PHY, RTL, and Software