90nm OTP Non Volatile Memory for Standard CMOS Logic Process
USB 2.0 PHY I/O in GF40nm
Leveraging the MIPI-M-PHY power management, SSIC adapter lowers the active power and idle power. The USB 3.0 SSIC adapter is optimized for power, area, and EMI robustness for embedded inter-chip interfaces.
The USB 3.0 SSIC Adapter is delivered as digital RTL.
View USB 2.0 PHY I/O in GF40nm full description to...
- see the entire USB 2.0 PHY I/O in GF40nm datasheet
- get in contact with USB 2.0 PHY I/O in GF40nm Supplier