Design & Reuse
Catalog of SIP Cores
Silicon on Chip design resources

USB 2.0 PHY

The Arasan USB 2.0 PHY IP core is a transceiver compliant with the USB 2.0 Transceiver Macrocell Interface Plus (UTMI+) level 3 specification, for use...