USB 2.0 PHY IP Device/Host/OTG/Hub (Silicon proven in SMIC 40LL)
The USB2.0 PHY IP transceiver is optimized for low power consumption and minimal die area without sacrificing performance and high-data throughput. The USB2.0 PHY IP comprises a complete on-chip physical transceiver solution with Electrostatic Discharge (ESD) protection, clock generation block provided by an internal PLL, and a resistor termination calibration circuit to ensure full support for host and device functionality.
View USB 2.0 PHY IP Device/Host/OTG/Hub (Silicon proven in SMIC 40LL) full description to...
- see the entire USB 2.0 PHY IP Device/Host/OTG/Hub (Silicon proven in SMIC 40LL) datasheet
- get in contact with USB 2.0 PHY IP Device/Host/OTG/Hub (Silicon proven in SMIC 40LL) Supplier
USB 2 in SMIC40 IP
- USB 3.0 PHY IP Device/Host (Silicon proven in UMC 28HPC)
- USB 3.0 PHY IP Device/Host/OTG/Hub (Silicon proven in TSMC 28HPC+)
- USB 3.0 PHY IP Device/Host/OTG/Hub (Silicon proven in UMC 40LP)
- USB-C 3.1 SS/SSP PHY, Type-C IP (Silicon proven in UMC 55SP/ EF)
- USB 3.0 PHY IP (Silicon proven in SMIC 14SF+/ SF++)
- USB 3.1 PHY IP ((10G/5G),Silicon proven in UMC 28HPC+)