USB 2.0 PHY IP Device/Host/OTG/Hub (Silicon proven in TSMC 28HPC+)
The USB2.0 PHY IP transceiver is optimized for low power consumption and minimal die area without sacrificing performance and high-data throughput. The USB2.0 PHY IP comprises a complete on-chip physical transceiver solution with Electrostatic Discharge (ESD) protection, clock generation block provided by an internal PLL, and a resistor termination calibration circuit to ensure full support for host and device functionality.
View USB 2.0 PHY IP Device/Host/OTG/Hub (Silicon proven in TSMC 28HPC+) full description to...
- see the entire USB 2.0 PHY IP Device/Host/OTG/Hub (Silicon proven in TSMC 28HPC+) datasheet
- get in contact with USB 2.0 PHY IP Device/Host/OTG/Hub (Silicon proven in TSMC 28HPC+) Supplier