AES (ECB), 1 Billion Trace DPA Resistant Cryptographic Accelerator Cores
USB 3.0 femtoPHY in UMC (28nm)
The DesignWare USB-C/USB 3.0 femtoPHYs implement the latest USB Battery Charging and USB On-The-Go (OTG) specifications from the USB Implementer’s Forum (USB-IF).
Architected for the industry’s most advanced 1.8V process technologies, the USB-C/USB 3.0 femtoPHYs are designed to minimize effects due to variations in foundry process, device models, packages, and board parasitics.
The DesignWare USB-C/USB 3.0 femtoPHYs build on years of customer success with Synopsys’ silicon-proven USB PHY IP product line, which has been ported to over 100 process nodes and configuration combinations ranging from 180-nm to 14/16-nm FinFET. When combined with the DesignWare digital controllers and verification IP, the DesignWare USB-C/USB 3.0 femtoPHYs deliver a complete, low power and small die area solution for advanced system-on-chip (SoC) designs.
View USB 3.0 femtoPHY in UMC (28nm) full description to...
- see the entire USB 3.0 femtoPHY in UMC (28nm) datasheet
- get in contact with USB 3.0 femtoPHY in UMC (28nm) Supplier
USB PHY IP
- USB 3.0 PHY in TSMC (65nm, 55nm, 40nm, 28nm)
- USB-C 3.1/DP TX PHY in TSMC (16nm, 12nm, 7nm)
- USB 3.1 PHY (10G/5G) in TSMC (16nm, 12nm, 7nm, 5nm)
- USB-C 3.1 SS/SSP PHY, Type-C in TSMC (16nm, 12nm, 7nm)
- USB-C 3.2 SS/SSP PHY, Type-C in TSMC (7nm, 5nm)
- Complete USB Type-C Power Delivery PHY, RTL, and Software