USB 3.0 PCIe 2.0 SATA 3.0 Combo PHY IP, Silicon proven in SMIC 40LL
applications. This IP includes two major blocks, PMA and PCS. PMA is an analog macro to perform serial to parallel and parallel to serial conversion. PMA includes three blocks, Transmitter, Receiver and SU (includes PLL, IVREF, etc.). PCS is a digital synthesis macro to perform PHY coding sub-layer function like 8bit/10bit, elastic buffer, comma detection and BERT loopback, it also includes a register interface to access internal control registers.
View USB 3.0 PCIe 2.0 SATA 3.0 Combo PHY IP, Silicon proven in SMIC 40LL full description to...
- see the entire USB 3.0 PCIe 2.0 SATA 3.0 Combo PHY IP, Silicon proven in SMIC 40LL datasheet
- get in contact with USB 3.0 PCIe 2.0 SATA 3.0 Combo PHY IP, Silicon proven in SMIC 40LL Supplier