USB 3.0 PHY IP Device/Host/OTG/Hub (Silicon proven in TSMC 28HPC+)

The USB3.0 PHY IP is a complete physical layer (PHY) IP solution designed for mobile and consumer applications. Compliant with the USB3.0 base specifications, the PHY IP integrates mixed-signal circuits to support both 2.5GT/s and 5.0GT/s data transmission rates. The USB3.0 PHY IP consists of both the Physical Media Attachment (PMA) layer and the Physical Coding Sublayer (PCS), and connects easily to either the USB MAC layer using the standard PIPE-3.0 interface.
The USB3.0 PHY IP transceiver is optimized for low power consumption and minimal die area without sacrificing performance and high-data throughput. The USB3.0 PHY IP comprises a complete on-chip physical transceiver solution with Electro Static Discharge (ESD) protection, built-in self test module with embedded jitter injection, and a dynamic equalization circuit that ensures full support for high-performance designs.

• see the entire USB 3.0 PHY IP Device/Host/OTG/Hub (Silicon proven in TSMC 28HPC+) datasheet
• get in contact with USB 3.0 PHY IP Device/Host/OTG/Hub (Silicon proven in TSMC 28HPC+) Supplier