Tunable DES - Triple DES (ECB, CBC, CTR) accelerator - optional SCA protection
USB 3.0 SATA 3.0 PCIe 2.0 XAUI MultiPHY TSMC 55/65GP/LP
High data rates are accurately achieved through fully programmable TX drivers and auto-calibrated on-die terminations.
The design is completely self-contained including: IO pads, primary and secondary ESD enabling simple integration.
This Multi-SERDES PHY has been designed with DFT in mind by incorporating at-speed BIST, loopback and boundary scan.
View USB 3.0 SATA 3.0 PCIe 2.0 XAUI MultiPHY TSMC 55/65GP/LP full description to...
- see the entire USB 3.0 SATA 3.0 PCIe 2.0 XAUI MultiPHY TSMC 55/65GP/LP datasheet
- get in contact with USB 3.0 SATA 3.0 PCIe 2.0 XAUI MultiPHY TSMC 55/65GP/LP Supplier