Design & Reuse
Catalog of SIP Cores
System on Chip design resources

USB 3.2 Gen1/Gen2 PHY IP, Silicon Proven in TSMC 28HPC+

This PHY IP supports both USB 3.1 Gen1 & Gen2. By providing a full on-chip physical transceiver solution with Electro Static Discharge (ESD) protectio...