You are here:
- Verilog Implementation on RTL Level
- Supports both Full Speed (12Mbps) and Low Speed (1.5Mbps).
- The Core will perform all USB enumeration in hardware
- All interface are architecture as FIFO based model.
- CRC generation and checking
- Physical Layer Interface
- Avalon Interface Compliant
full description to...
see the entire
get in contact with
USB 3.0 femtoPHY in TSMC (28nm, 16nm, 12nm)
USB 3.0 PHY in TSMC (65nm, 55nm, 40nm, 28nm)
USB-C 3.1/DP TX PHY in TSMC (16nm, 12nm, 7nm)
USB 3.1 PHY (10G/5G) in TSMC (16nm, 12nm, 7nm, 5nm)
USB-C 3.1 SS/SSP PHY, Type-C in TSMC (16nm, 12nm, 7nm)
Fully Self-contained Single/Multi Port USB Type-C Power Delivery IP